

ABSTRACT

1 The invention describes a modification of FIFO hardware
2 to allow improved use of FIFOs for burst reading from or
3 writing to a processor direct memory access unit via either an
4 expansion bus or an external memory interface using FIFO flag
5 initiated bursts. The hardware and FIFO signal modifications
6 make the FIFO-DMA interface immune to deadlock conditions and
7 generation of spurious interrupt events in the process of
8 initiating burst transfers. The FIFO function is modified to
9 synchronize the frame transfer on the digital signal processor
10 even if the digital signal processor lacks this functionality.
11 By delaying the programmable flag assertions within the FIFO
12 until after the current burst is complete the DSP-FIFO
13 interface may be made immune to deadlock conditions and
14 generation of spurious events.